



C

B

A

D

C

B

Δ

DRAWING TITLE		<PART_DESCRIPTION>		DRAWING NUMBER		SIZE	
 Apple Inc.		<SCH_NUM>		<SCH_NUM>		D	
		REVISION		<E4LABEL>			
		BRANCH		<BRANCH>			
NOTICE OF PROPRIETARY PROPERTY:		PAGE		1		OF 120	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		SHEET		1		OF 78	



BOM Groups

BOM GROUP	BOM OPTIONS
J44_COMMON	ALTERNATE, COMMON, J44_COMMON1, J44_COMMON2, J44_COMMON3, J44_COMMON4, J44_PROGPARTS
J44_COMMON1	TBTHV:P15V, SKIP_5V3V3:AUDIBLE, SPI:DUAL_IO
J44_COMMON2	EDP, EDP_LS_CAP, CAMERA_3V3:S0, CAM_WAKE:NO, CAM_XTAL:NO, MEM_ODT:PU, VCORE_FETS
J44_COMMON3	XDP, LPCPLUS, BKL T:PROD, CPUTHRM:ALRT, LOADRC:NO, OTHERRC:NO, DDRRC:NO, TBTRC:NO, BMONRC:NO
J44_PROGPARTS	SMC_PROG:PVT, BOOTROM:PVT, TBTRM:PVT, TPAD_PSOC:PROG
ENGISNS	LOADISNS, OTHERISNS, DDRISNS, TBTISNS, BMONISNS

Programmables (All Builds)

TBT

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S3918	1	EPROM,FALCON RIDGE (V13.7) J44	U2890	CRITICAL	TBTROM:PVT

SMC

341S3922	1	IC,SMC-B1,EXT(V2.16F39),PVT,J44	U5000	CRITICAL	SMC_PROG:PVT
----------	---	---------------------------------	-------	----------	--------------

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4596	1	HSWULT,SR18A,PRQ,C0,2.4,28W,2+3,3M,BGA	U0500	CRITICAL	CPU_HSW:2.4G
337S4597	1	HSWULT,SR189,PRQ,C0,2.6,28W,2+3,3M,BGA	U0500	CRITICAL	CPU_HSW:2.6G
337S4598	1	HSWULT,SR188,PRQ,C0,2.8,28W,2+3,4M,BGA	U0500	CRITICAL	CPU_HSW:2.8G
338S1247	1	IC,TBT,FR-4C,A0,PRQ,C10,SR13C,FCBGA288	U2800	CRITICAL	
338S1186	1	IC,BCM15708A2,S2 PCIE CAMERA PROCESSOR	U3900	CRITICAL	
376S1194	2	MOSFET,N-CH,30V,15.3A,12M,8P 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:VSHY
376S1193	2	MOSFET,N-CH,30V,22A,6.0M,8P 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:VSHY
376S0964	2	MOSFET,N-CH,25V,30A,9.6M,8P 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:REN
376S1104	2	MOSFET,N-CH,25V,30A,6.1M,8P 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:REN

EFI ROM

341S3924	1	IC,EFI ROM (V0116),PVT,J44	U6100	CRITICAL	BOOTROM:PVT
----------	---	----------------------------	-------	----------	-------------

PSOC

341S3862	1	IC,TRKPD/KYBD PSOC,CU ONLY(V224) J44	U4801	CRITICAL	TPAD_PSOC:PROG
----------	---	--------------------------------------	-------	----------	----------------

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1053	376S0604		ALL	Diodes alt to Fairchild
128S0311	128S0329		ALL	NEC alt to Sanyo
138S0739	138S0706		ALL	Samsung alt to Murata
197S0481	197S0480		ALL	Epson alt to NDK
152S0461	152S1645		ALL	Cyntec alt to Vishay
376S1080	376S0820		ALL	Diodes alt to On Semi
155S0667	155S0583		ALL	Panasonic alt to TDK
138S0725	138S0724		ALL	Samsung alt to Murata
376S1032	376S0855		ALL	Toshiba alt for Diodes Dual
376S1129	376S0855		ALL	NXP Alt for Diodes Dual
376S1089	376S1128		ALL	NXP Alt for Diodes Single
353S3452	353S1286		ALL	Maxim alt to Microchip
376S1180	376S0761		ALL	Renesas alt to Vishay
128S0364	128S0264		ALL	Sanyo 2nd Factory alt
107S0254	107S0241		ALL	Cyntec alt to TFT
138S0843	138S0674		ALL	Samsung alt to Murata (BKLT)
138S0803	138S0639		ALL	Samsung alt to Murata (BKLT)
138S0846	138S0811		ALL	Samsung alt to Murata (BKLT)
197S0542	197S0544		ALL	NDK alt to TXC
197S0545	197S0544		ALL	Epson alt to TXC
152S1876	152S1804		ALL	TDK alt to Toko
107S0255	107S0240		ALL	Cyntec alt to TFT
107S0250	107S0248		ALL	Cyntec alt to TFT
127S0164	127S0162		ALL	Rohm alt to Vishay
353S4070	353S4069		ALL	Pericom alt to TI DP Mux U9750
353S4068	353S4069		ALL	NXP alt to TI DP Mux U9750
353S3814	353S3812		ALL	TI alt to NXP
311S0649	311S0541		ALL	ONsemi alt to Toshiba
128S0436	128S0392		ALL	Kemet alt to Sanyo

Diodes alt to Fairchild
NEC alt to Sanyo
Samsung alt to Murata
Epson alt to NDK
Cyntec alt to Vishay
Diodes alt to On Semi
Panasonic alt to TDK
Samsung alt to Murata
Toshiba alt for Diodes Dual
NXP Alt for Diodes Dual
NXP Alt for Diodes Single
Maxim alt to Microchip
Renesas alt to Vishay
Sanyo 2nd Factory alt
Cyntec alt to TFT
Samsung alt to Murata (BKLT)
Samsung alt to Murata (BKLT)
Samsung alt to Murata (BKLT)
NDK alt to TXC
Epson alt to TXC
TDK alt to Toko
Cyntec alt to TFT
Cyntec alt to TFT
Rohm alt to Vishay
Pericom alt to TI DP Mux U9750
NXP alt to TI DP Mux U9750
TI alt to NXP
ONsemi alt to Toshiba
Kemet alt to Sanyo

SYNC MASTER:J44

SYNC DATE:09/29/2011

PAGE TITLE

BOM Configuration

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

2 OF 120

SHEET

2 OF 78

SIZE

D





BOM GROUP	BOM OPTIONS
CAMDRAM:HYNIX_H	CAMDRAM_TYPE:HYNIX_H
CAMDRAM:ELPIDA	CAMDRAM_TYPE:ELPIDA
CAMDRAM:MICRON	CAMDRAM_TYPE:MICRON

8	7	6
---	---	---


PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-0075	685-0074		ALL	RENESAS ALT TO VISHAY

BOM GROUP	BOM OPTIONS
RAM_4G_ELPIDA	4G_ELPIDA, RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H, PPDDR:1V35
RAM_4G_HYNIX_H	4G_HYNIX_H, RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H, PPDDR:1V35
RAM_4G_MICRON	4G_MICRON, RAMCFG3:L, RAMCFG2:L, RAMCFG1:H, RAMCFG0:L, PPDDR:1V35
RAM_4G_ELPIDA_1866	4G_ELPIDA_1866, RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:L, PPDDR:1V5
RAM_4G_HYNIX_H_1866	4G_HYNIX_H_1866, RAMCFG3:L, RAMCFG2:L, RAMCFG1:L, RAMCFG0:H, PPDDR:1V5
RAM_4G_MICRON_1866	4G_MICRON_1866, RAMCFG3:L, RAMCFG2:L, RAMCFG1:H, RAMCFG0:L, PPDDR:1V5


SYNC MASTER=344		SYNC DATE=01/03/2013	
PAGE TITLE			
BOM Configuration		DRAWING NUMBER	
 Apple Inc.		<SCH_NUM>	
		D	
		REVISION	
E4LABEL		BRANCH	
PAGE		3 OF 120	
SHEET		3 OF 78	




Rubber Mount Standoffs (860-1448)




THERMAL MODULE STANDOFF (860-1645)



SSD STANDOFF (806-5375)



FAN STANDOFF (806-5376)




POGO PINS (870-2451)
SH0435 & SH0436 removed.



RIO FLEX BRACKET BOSSES (860-2354)




SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE		PD Parts	
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 4 OF 120	
		SHEET 4 OF 78	








A


A












LPT-LP current estimates from Lynx Point-LP PCH EDS, doc #503118, v1.0 as well as from clarification email, from Srini, dated 9/10/2012 2:11pm.

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE		PCH Decoupling	
DRAWING NUMBER		<SCH_NUM>	SIZE D
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		12 OF 120	
SHEET		11 OF 78	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



D

D

C

C


B

B

A



A

SLP_S0# Isolation




SLP_S0# can be driven high outside of S0
U1420 ensures signal will only be high in S0.



R1400 kept for debug purposes.




CRITICAL OMIT_TABLE




CRITICAL OMIT_TABLE



SYNC_MASTER=J44		SYNC_DATE=08/12/2013	
PAGE TITLE			
PCH PM/PCI/GFX			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	14 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	13 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			






Pull-up/down on chipset support page (depends on TBT controller)
Cactus Ridge: Alias to TBT_CIO_PLUG_EVENT, requires pull-down.
Redwood Ridge: Alias to TBT_CIO_PLUG_EVENT_L, requires pull-up (S0).

Pull-up on TBT page

Requires connection to SMC via 1K series R

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE		PCH GPIO/MISC/LPIO	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	16 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	15 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			







D

C

B

A


D

C


B

A


Platform Reset Connections




Scrub for Layout Optimization



GreenCLK 25MHz Power




THUNDERBOLT PULL-UP




Redwood Ridge JTAG Isolation

TBTLIC can be on when S0 is off, and vice-versa
Isolation ensures no leakage to RR or PCH




NOTE: Solution shown is for LPT-LP. Other PCH's may require isolation on TCK and TDI as well for PCH glitch-prevention.

NOTE: This reference schematic assumes PCH JTAG GPIOs are only used for Thunderbolt. If other ASIC JTAG signals are wired into these GPIOs different isolation techniques will likely be necessary. Multi-router designs also require different circuitry.




Pin N61 needs a TP for Power to perform iFDIM test
Renaming the pins N61 and P61 to remove automatic diffpari property




Power State Debug LEDs

(For development only)





SDCONN_STATE_CHANGE Isolation




RAM Configuration Straps

Pull-downs for chip-down RAM systems




SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
Project Chipset Support			
	Apple Inc.		DRAWING NUMBER
			<SCH_NUM>
		REVISION	SIZE
		<E4LABEL>	D
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	20 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	18 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			




SDRAM BYPASSING (NOTE: 4X 2.2UF AND 6X 0.1UF PER CHIP)

SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
DDR3 SDRAM Bank A (Rank 0)			
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	23 OF 120
		SHEET	20 OF 78



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE		DRAWING NUMBER	
DDR3 SDRAM BANK B (RANK 0)		<SCH_NUM>	
Apple Inc.		REVISION	
NOTICE OF PROPRIETARY PROPERTY:		<E4LABEL>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		<BRANCH>	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		25 OF 120	
IV ALL RIGHTS RESERVED		SHEET	
		21 OF 78	



SYNC MASTER=J44

SYNC DATE=08/12/2013

Thunderbolt Host (1 of 2)

Apple Inc.

DRAWING NUMBER<SCH NUM>


REVISION<E4LABEL>

BRANCH<BRANCH>

PAGE28 OF 120

SHEET23 OF 78

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED






Page Notes

Power aliases required by this page:
- =PPVIN_SW_TBTBST (8-13V Boost Input)
- =PP15V_TBT_REG (15V Boost Output)


Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)


Thunderbolt 15V Boost Regulator



BATLOW# Isolation



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
Thunderbolt Mobile Support		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	<E4LABEL>
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		BRANCH	<BRANCH>
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	30 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	25 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



V3P3 must be S4 to support wake from Thunderbolt devices.

PP3V3 S5

	Nominal	Min	Max
IV3P3	1100mA	1030mA	1200mA
IHV50	890mA	830mA	930mA (assumes 15V, 12W minimum)
IHV53	890mA	830mA	930mA (assumes 3S, 9-12.6V, 7.5-11.7W)

For 12V systems:

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

	Nominal	Min	Max
IHV50/S3	1120mA	1090mA	1170mA (12W minimum)

Thunderbolt Connector A

DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V

SYNC MASTER=J44

SYNC DATE=08/12/2013

Thunderbolt Connector A

Apple Inc.

<SCH_NUM>

D

<E4LABEL>

<BRANCH>

32 OF 120

26 OF 78

NOTICE OF PROPRIETARY PROPERTY:


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



DDC Pull-Ups

2.2k pull-ups are required by PCH to indicate active display interface.
DP++ spec violation, should remove!

NOTE: Only DDC_DATA is sensed, so DDC_CLK pull-ups are unstuffed.



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
DDC Crossbar			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	34 OF 120
		SHEET	28 OF 78



D

C

B

A


D

C


B

A

PCIE Wake Muxing



BLUETOOTH




SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE		WIRELESS SUPPORT	
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		<E4LABEL>	
BRANCH		<BRANCH>	
PAGE		35 OF 120	
SHEET		29 OF 78	




Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




O0B Isolation



SMC_PWRFAIL_WARN_L:
There is 10k pullup on the SSD, its OPEN drain on SMC.


Supervisor & CLKREQ# Isolation


Delay = 55ms



Gumstick3 Connector

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE		SSD Connector	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	37 OF 120
		SHEET	30 OF 78






ALS

SYNC MASTER-J44		SYNC DATE=08/12/2013	
PAGE TITLE			
Camera 2 of 2			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		SIZE D	
		REVISTU <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH <BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 40 OF 120	
		SHEET 32 OF 78	





RIGHT USB PORT A

USB Port Power Switch



Mojo SMC Debug Mux

THE PI3USB102E CAN CLAMP VOLTAGE IN THE INTERNAL USB PINS



SYNC_MASTER=J44

SYNC_DATE=08/12/2013

External A USB3 Connector

Apple Inc.

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

SIZE

D

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PAGE

46 OF 120

SHEET



33 OF 78



IPD Flex Connector


CRITICAL
J4800
FF14-18C-R11DL
F-RT-SM

518S0848




Keyboard Connector

518S0752
CRITICAL
J4813




SMC Manual Reset & Isolation

Left shift, option & control keys combined with power button cause SMC RESET# assertion.
Keys ANDed with PSoC power to isolate when PSoC is not powered.
No IPD on OE input pin PP3V3_S4 (symbol error).




PSOC USB CONTROLLER

- USB INTERFACES TO MLB
- SPI HOST TO Z2
- TRACKPAD PICK BUTTONS
- KEYBOARD SCANNER



TPAD Buttons Disable

PLACE THESE COMPONENTS CLOSE TO J4800
THIS ASSUMES THERE'S A PP3V42_G3H PULL UP ON MLB



THE TPAD BUTTONS WILL BE DISABLE
WHEN THE LID IS CLOSED
LID OPEN => SMC_LID_LC ~ 3.42V
LID CLOSE => SMC_LID_LC < 0.50V


Spare MOSFET symbol

IC	PIN	NAME	CURRENT	R_SNS	V_SNS	POWER
TMP102	V+	10UA	2.55 KOHM	0.0255 V	0.255E-6 W	
		80UA		0.204 V	16.32E-6 W	
3V3 LDO	VDD	60MA (MAX)	10 OHM	0.6 V	36E-3 W	
	VOUT	60MA (MAX)	0.2 OHM	0.012 V	0.72E-3 W	
PSOC	VDD	8MA (TYP)	1.5 OHM	0.012 V	96E-6 W	
		14MA (MAX)		0.021 V	294E-6 W	
18V BOOSTER	VIN	4MA (MAX)	4.7 OHM	0.0188 V	75.2E-6 W	

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
KEYBOARD/TRACKPAD (1 OF 2)			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	48 OF 120
IV ALL RIGHTS RESERVED		SHEET	34 OF 78



Keyboard Backlight Connector



SYNC_MASTER=J44		SYNC_DATE=08/12/2013	
PAGE TITLE			
KEYBOARD/TRACKPAD		(2 OF 2)	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	49 OF 120
		SHEET	35 OF 78



D

D

C


C

B

B

A

A




NOTE:
SMS INTERRUPT IS NOT USED, PULL UP TO SMC RAIL.

NOTE:
Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
SMC			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	50 OF 120
		SHEET	36 OF 78




SMC Reset "Button", Supervisor & AVREF Supply




MR1* and MR2* must both be low to cause manual reset.
Used on mobiles to support SMC reset via keyboard.
NOTE: Internal pull-ups are to VIN, not V+.

Debug Power "Buttons"




SMC Crystal Circuit

SMC USB Clock require these crystal
values:5,6,8,10,12,16,18,20,24,25 MHz




SMC12 PECI Support



SMC BC ACOK = SMC BC ACOK
MAKE_BASE=TRUE

SMC PME S4 DARK L = SMC PME S4 DARK L
MAKE_BASE=TRUE

PM CLK32K SUSCLK R1 = SMC CLK32K
PLACE_NEAR=U0500_AE6:5.1mm



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
SMC Shared Support			
	Apple Inc.		DRAWING NUMBER
			<SCH_NUM>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	SIZE
		<E4LABEL>	D
		BRANCH	
		<BRANCH>	
		PAGE	51 OF 120
		SHEET	37 OF 78




SMC12 ADC Assignments

36	OUT	SMC CPU HI ISENSE	=	SMC CPU HI ISENSE	IN	36	38	40
36	OUT	SMC PBUS VSENSE	=	SMC PBUS VSENSE	IN	36	38	40
36	OUT	SMC BMON ISENSE	=	SMC BMON ISENSE	IN	36	38	40
36	OUT	SMC DCIN ISENSE	=	SMC DCIN ISENSE	IN	36	38	40
36	OUT	SMC DCIN VSENSE	=	SMC DCIN VSENSE	IN	36	38	40
36	OUT	SMC BMON DISCRETE ISENSE	=	SMC BMON DISCRETE ISENSE	IN	36	38	42
36	OUT	SMC CPU ISENSE	=	SMC CPU ISENSE	IN	36	38	41
36	OUT	SMC OTHER5V HI ISENSE	=	SMC OTHER5V HI ISENSE	IN	36	38	40
36	OUT	SMC OTHER3V3 HI ISENSE	=	SMC OTHER3V3 HI ISENSE	IN	36	38	40
36	OUT	SMC DDR ISENSE	=	SMC DDR ISENSE	IN	36	38	41
36	OUT	SMC LCDBKLT ISENSE	=	SMC LCDBKLT ISENSE	IN	36	38	40
36	OUT	SMC ADC11 PD	=	SMC ADC11 PD	IN	36	38	38
36	OUT	SMC ADC12 PD	=	SMC ADC12 PD	IN	36	38	38
36	OUT	SMC SSD ISENSE	=	SMC SSD ISENSE	IN	36	38	41
36	OUT	SMC PP3V3S0 ISENSE	=	SMC PP3V3S0 ISENSE	IN	36	38	41
36	OUT	SMC CAMERA ISENSE	=	SMC CAMERA ISENSE	IN	36	38	42
36	OUT	SMC ADC16 PD	=	SMC ADC16 PD	IN	36	38	38
36	OUT	SMC PP5VS0 ISENSE	=	SMC PP5VS0 ISENSE	IN	36	38	41
36	OUT	SMC CPUDDR ISENSE	=	SMC CPUDDR ISENSE	IN	36	38	41
36	OUT	SMC PCH ISENSE	=	SMC PCH ISENSE	IN	36	38	41
36	OUT	SMC CPU VSENSE	=	SMC CPU VSENSE	IN	36	38	42
36	OUT	SMC LCDPANEL ISENSE	=	SMC LCDPANEL ISENSE	IN	36	38	42
36	OUT	SMC CPU IMON ISENSE	=	SMC CPU IMON ISENSE	IN	36	38	42
36	OUT	SMC TBT ISENSE	=	SMC TBT ISENSE	IN	36	38	42


SMC12 Pin Assignments

36	NC	SMC 4 ASF SCL	=	NC SMC 4 ASF SCL	36	38
36	NC	SMC 4 ASF SDA	=	NC SMC 4 ASF SDA	36	38
36	NC	BDV BKL PWM	=	NC BDV BKL PWM	36	38
36	NC	SMC SYS LED	=	NC SMC SYS LED	36	38
36	NC	SMC GFX THROTTLE L	=	NC SMC GFX THROTTLE L	36	38
36	NC	SMC GFX OVERTEMP	=	NC SMC GFX OVERTEMP	36	38
36	NC	SMC FAN 1 CTL	=	NC SMC FAN 1 CTL	36	38
36	NC	SMC FAN 1 TACH	=	NC SMC FAN 1 TACH	36	38
36	NC	SMC 5VSW PWR EN	=	NC SMC 5VSW PWR EN	36	38
36	NC	SMC FAN 5 CTL	=	NC SMC FAN 5 CTL	36	38
36	NC	SMC BIL BUTTON L	=	NC SMC BIL BUTTON L	36	38
36	NC	MEM EVENT L	=	NC MEM EVENT L	36	38
36	NC	SMC T101 COM 1	=	NC SMC T101 COM 1	36	38
36	NC	SMC ACTUATOR DISABLE	=	NC SMC ACTUATOR DISABLE	36	38

Thermal Alerts



Hall Effect Pads



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
677-0912	1	SUBASSY,PCBA HALL EFFECT, J44	J5250	CRITICAL	

639-4502 (J44 HALL EFFECT BOARD) REPORTS TO 677-0912

Specify one of these BOM GROUPS.


BOM GROUP	BOM OPTIONS
CPUTHRM:BOTH	CPUTHRM_THRM:SMC, CPUTHRM_ALRT:SMC
CPUTHRM:THRM	CPUTHRM_THRM:SMC, CPUTHRM_ALRT:PU
CPUTHRM:ALRT	CPUTHRM_THRM:PU, CPUTHRM_ALRT:SMC
CPUTHRM:NONE	CPUTHRM_THRM:PU, CPUTHRM_ALRT:PU

Specify one of these BOM GROUPS.




BOM GROUP	BOM OPTIONS
TBTTHRM:BOTH	TBTTHRM_THRM:SMC, TBTTHRM_ALRT:SMC
TBTTHRM:THRM	TBTTHRM_THRM:SMC, TBTTHRM_ALRT:PU
TBTTHRM:ALRT	TBTTHRM_THRM:PU, TBTTHRM_ALRT:SMC
TBTTHRM:NONE	TBTTHRM_THRM:PU, TBTTHRM_ALRT:PU
TBTTHRM:GONE	

Requires EMC1412-1 or EMC1412-2 instead of EMC1412-A, new APN needs to be created.

S4 SMC Wake Sources



Top Block Swap



SMC Project Support

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


<SCH_NUM>
D

<E4LABEL>
REVISION

<BRANCH>
BRANCH

52 OF 120
PAGE


38 OF 78
SHEET






CPU High Side Current Sense (IC0R)

Gain: 100x, EDP: 9.5 A
Rsense: 0.003 (R5400)
Vsense: 28.5 mV, Range: 11 A
SMC ADC: 00




OTHER 5V High Side Current Sense (IO5R)

Gain: 100x, EDP: 7 A
Rsense: 0.003 (R5410) or Rsense SHORT
Vsense: 21 mV, Range: 11 A
SMC ADC: 07




OTHER 3.3V High Side Current Sense (IO3R)

Gain: 200x, EDP: 5 A
Rsense: 0.003 (R5440) or Rsense SHORT
Vsense: 12 mV, Range: 5.5 A
SMC ADC: 08




LCD Backlight Current Sense (IBLC)

Gain: 100x, EDP: 0.9 A
Rsense: 0.025 (R7700)
Vsense: 22.5 mV, Range: 1.32 A
SMC AD: 10




PBUS Voltage Sense & Enable (VP0R)

Gain: 0.167x
Vnominal: 12.6 V, Range: 19.7 V
SMC ADC: 01




DC In Voltage Sense & Enable (VD0R)

Gain: 0.148x
Vnominal: 16.5 V, Range: 22.29 V
SMC ADC: 04




Charger (BMON) Current Sense (IPBR)

Charger Gain: 36x, EDP: 8 A
Rsense: 0.005 (R7150)
SMC ADC: 02



DC-IN (AMON) Current Sense (ID0R)

Charger Gain: 20x, EDP: 4.6 A
Rsense: 0.020 (R7120)
SMC ADC: 03



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	1	RES, MTL FLIM, 100K, 1/16W, 0201, SMD, LF	C5419, C5449		OTHERRC: NO
117S0008	1	RES, MTL FLIM, 100K, 1/16W, 0201, SMD, LF	C5459		LOADRC: NO


SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
Power Sensors: High Side			
		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	54 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	40 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

D


PCH 1.05V Current Sense (IC1C)

Gain: 500x, EDP: 5 A
Rsense: 0.001 (R7640) or Rsense SHORT
Vsense: 5 mV, Range: 6.6 A
SMC ADC: 19




DDR 1.35V S3 (CPU & Memory) Current Sense (IM0C)

Gain: 100x, EDP: 9 A
Rsense: 0.002 (R7450) or XW7450
Vsense: 21 mV, Range: 16.5 A
SMC ADC: 09




CPU DDR 1.35V S3 (CPU Only) Current Sense (IM1C)

Gain: 200x, EDP: 2.5 A
Rsense: 0.005 (R5510) or Rsense SHORT
Vsense: 12.5 mV, Range: 6.6 A
SMC ADC: 18




3.3V S0 Rail Current Sense (IR3C)

Gain: 500x, EDP: 1.0 A
Rsense: 0.005 (R5520) or Rsense SHORT
Vsense: 21.5 mV, Range: 1.32 A
SMC ADC: 14




5V S0 Rail Current Sense (IR5C)

Gain: 500x, EDP: 1.0 A
Rsense: 0.005 (R5530) or Rsense SHORT
Vsense: 23.5 mV, Range: 1.32 A
SMC ADC: 17




CPU Fixed Current Sense (IC0C)

Gain: 219.33x, EDP: 40 A
Rsense: 2x of 0.00075 (R7310, R7320), Rsum: 0.000375
Vsense: 15 mV, Range: 40.12 A
SMC ADC: 06



SSD Current Sense (ISDC)


Gain: 100x, EDP: 5 A (16.5 W)
Rsense: 0.005 (R5580)
Vsense: 25 mV, Range: 6.6 A
SMC ADC: 13



CPU High Side Current (IC0R) Threshold Alert

Gain: 100x
Rsense: 0.003 (R5400)

Trip Target on CPU High current: 2.5 A
Hysteresis Circuit:
Vref = 0.737 V
Vth = 0.616 V -> 2.054 A on CPU High current
Vtl = 0.771 V -> 2.571 A on CPU High current
Hysteresis Margin = 0.518 A



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	2	RES, MTL FLIM, 100K, 1/16W, 0201, SMD, LF	C5569, C5519		LOADRC: NO
117S0008	3	RES, MTL FLIM, 100K, 1/16W, 0201, SMD, LF	C5529, C5539, C5549		LOADRC: NO
117S0008	1	RES, MTL FLIM, 100K, 1/16W, 0201, SMD, LF	C5579		DDRRRC: NO


SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE		Power Sensors: Load Side	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	55 OF 120
IV ALL RIGHTS RESERVED		SHEET	41 OF 78

A

A



CPU High Side (IC0R) Peak Detection Support




In battery discharge scenario negative voltage will be present on IN+/- pins with INA output voltage decreasing from 3.3V with increasing discharge current.

SENSE+ pins of EMC1704 sink 10-20uA current. This deviation has been designed in our Peak Detection circuit. With 10uA sink: 0.125A - 2.1A -> 13mV - 83 mV With 20uA sink: 0.125A - 2.1A -> 23mV - 92 mV

Battery BMON Discrete Current Sense (IP0R) & Threshold Alert

Gain: 50x. EDP: 8 A
Rsense: 0.005 (R7150)
Vsense: 50 mV, Range: 13.2 A
SMC AD: 05




CHGR_CS0_R/P/N are swapped on purpose to measure Battery discharge power into system.

Trip Target on Battery current: 3.5 A
Hysteresis Circuit:
Vref = 0.854 V
Vth = 0.758 V -> 3.031 A on Battery current
Vtl = 0.887 V -> 3.549 A on Battery current
Hysteresis Margin = 0.518 A

CPU Core Voltage Sense (VC0C)


SMC ADC: 20



CPU Core IMON Current Sense (IC2C)


Gain: 1 A / 28.273 mV, Range: 40 A.
SMC ADC: 22
CPUVR IMON

With R7210 (Ri) set to 316 Ohm, R7310 (Rsen) set to 0.75 mOhm, R7230 set to 95.3 kOhm, Num Phases (N) is 2, and Io (ICmax) is 40A, then 1A of Io gives 28.273mV at the Vimon.




Thunderbolt TBT Current/Voltage Sense (IHSC/VHSC)

Gain: 200x. EDP: 2.8 A
Rsense: 0.005 (R5640) or Rsense SHORT
Vsense: 14 mV, Range: 3.3 A
SMC AD: 23




LCD Panel Current Sense (ILDC)

Gain: 500x. EDP: 1 A
RSENSE: 0.005 (R8320) or Rsense SHORT
Vsense: 5 mV, Range: 1.32 A
SMC AD: 21



Camera (S2 Controller) Current Sense (ICMC)

Gain: 500x. EDP: 0.82 A
Rsense: 0.005 (R5610) or XW5610
Vsense: 4.1 mV, Range: 1.32 A
SMC AD: 15



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
117S0008	4	RES,MTL FILM,100K,1/16W,0201,SMD,LF	C5619,C5629,C5649		
117S0008	1	RES,MTL FILM,100K,1/16W,0201,SMD,LF	C5679		

SYNC MASTER=144

SYNC DATE=08/12/2013

Power Sensors: Extended

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>

PAGE

56 OF 120

SHEET

42 OF 78



Thermal Diode: TBT Die (THSP)

[illegible]

Thermal Sensor B & CPU High Peak Detection:
CPU Proximity, Memory Proximity, Airflow, Fin Stack Proximity

Thermal Diode: Airflow (TA0P)

Thermal Diode: Memory Proximity (TM0P)

Thermal Diode: CPU Proximity (TCOP)

Thermal Sensor: Fin Stack Proximity (Th1H)

Placement Note:
Place U5870 at corner near Fan,
on the TOP side.

Thermal Sensors



Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.

THE POSSESSOR AGREES TO THE FOLLOWING:

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
TV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>


PAGE 58 OF 136

58 0F 120


43 OF 78



KEEP THE 5 PIN CONNECTOR FROM D1




SYMC MASTER=J44		SYMC DATE=08/12/2013	
PAGE TITLE			
Fan			
	Apple Inc.		DRAWING NUMBER <SCH_NUM>
			SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 60 OF 120	
		SHEET 44 OF 78	




SYNC_MASTER=J44		SYNC_DATE=08/12/2013	
PAGE TITLE			
LPC+SPI Debug Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	61 OF 120
		SHEET	45 OF 78




AUDIO CODEC, ANALOG BLOCKS
APPLE P/N 353S4680



4.5V POWER SUPPLY FOR CODEC
APPLE P/N 353S2456



SYNC MASTER=344		SYNC DATE=08/12/2013	
PAGE TITLE		PAGE	
AUDIO:CODEC, ANALOG		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		62 OF 120	
		SHEET	
		46 OF 78	





8

7

6

5

4

3

2

1

D

D

C

C

B


B

A

A

4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)

APN: 353S2888 & 353S2958
GAIN = +3 DB
1ST ORDER FC (L&R) = NOM 569 HZ
1ST ORDER FC (SUB) = NOM 9 HZ



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE		AUDIO: SPEAKER AMP	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	64 OF 120
		SHEET	48 OF 78

8

7

6


5

4



3

2


1





R/C6550 FILTER TO ADDRESS OUT-OF-BAND
NOISE ISSUE SEEN ON EARLY HEADSETS
(SEE RADAR # 6210118)



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE		AUDIO: JACK	
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	65 OF 120
		SHEET	49 OF 78







C


D

C

B

A

SYNC MASTER=344		SYNC DATE=08/12/2013	
PAGE TITLE		PAGE TOTAL	
CPU VR12.6 VCC Regulator IC			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		SIZE D	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
		BRANCH <BRANCH>	
		PAGE 72 OF 120	
		SHEET 53 OF 78	




Additional Input Bulk Caps


Note: C7377, C7379, C7381 were removed. Area where the pads used to reside was preserved.

Vout = 1.85V max
40A MAX OUTPUT
F = 800KHZ

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
CPU VR12.5 VCC Power Stage			
		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	73 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	54 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

DDR3L (1V35 S3) REGULATOR







D



B

A

A |

8

7

6

5

4


3

2

1




A






1.5V S0 Switcher




1.05V SUS LDO



Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.




SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
Misc Power Supplies			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	78 OF 120
		SHEET	59 OF 78
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			













SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE		RIO Connector	
DRAWING NUMBER		<SCH_NUM>	SIZE
REVISION		<E4LABEL>	BRANCH
NOTICE OF PROPRIETARY PROPERTY:		THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		IV ALL RIGHTS RESERVED	
PAGE		95 OF 120	
SHEET		63 OF 78	






















Memory Bit/Byte Swizzle

MAKE_BASE			
73 68 7	TRUE	MEM A DQ<9>	=MEM A DQ<69>
73 68 7	TRUE	MEM A DQ<1>	=MEM A DQ<56>
73 68 7	TRUE	MEM A DQ<2>	=MEM A DQ<57>
73 68 7	TRUE	MEM A DQ<3>	=MEM A DQ<61>
73 68 7	TRUE	MEM A DQ<4>	=MEM A DQ<62>
73 68 7	TRUE	MEM A DQ<5>	=MEM A DQ<58>
73 68 7	TRUE	MEM A DQ<6>	=MEM A DQ<59>
73 68 7	TRUE	MEM A DQ<7>	=MEM A DQ<63>
73 68 7	TRUE	MEM A DQ<8>	=MEM A DQ<44>
73 68 7	TRUE	MEM A DQ<9>	=MEM A DQ<40>
73 68 7	TRUE	MEM A DQ<10>	=MEM A DQ<45>
73 68 7	TRUE	MEM A DQ<11>	=MEM A DQ<47>
73 68 7	TRUE	MEM A DQ<12>	=MEM A DQ<46>
73 68 7	TRUE	MEM A DQ<13>	=MEM A DQ<42>
73 68 7	TRUE	MEM A DQ<14>	=MEM A DQ<41>
73 68 7	TRUE	MEM A DQ<15>	=MEM A DQ<43>
73 68 7	TRUE	MEM A DQ<16>	=MEM A DQ<20>
73 68 7	TRUE	MEM A DQ<17>	=MEM A DQ<18>
73 68 7	TRUE	MEM A DQ<18>	=MEM A DQ<23>
73 68 7	TRUE	MEM A DQ<19>	=MEM A DQ<19>
73 68 7	TRUE	MEM A DQ<20>	=MEM A DQ<17>
73 68 7	TRUE	MEM A DQ<21>	=MEM A DQ<21>
73 68 7	TRUE	MEM A DQ<22>	=MEM A DQ<22>
73 68 7	TRUE	MEM A DQ<23>	=MEM A DQ<16>
73 68 7	TRUE	MEM A DQ<24>	=MEM A DQ<38>
73 68 7	TRUE	MEM A DQ<25>	=MEM A DQ<36>
73 68 7	TRUE	MEM A DQ<26>	=MEM A DQ<37>
73 68 7	TRUE	MEM A DQ<27>	=MEM A DQ<39>
73 68 7	TRUE	MEM A DQ<28>	=MEM A DQ<34>
73 68 7	TRUE	MEM A DQ<29>	=MEM A DQ<32>
73 68 7	TRUE	MEM A DQ<30>	=MEM A DQ<35>
73 68 7	TRUE	MEM A DQ<31>	=MEM A DQ<33>
73 68 7	TRUE	MEM A DQ<32>	MEM A DQ<32>
73 68 7	TRUE	MEM A DQ<33>	=MEM A DQ<24>
73 68 7	TRUE	MEM A DQ<34>	=MEM A DQ<25>
73 68 7	TRUE	MEM A DQ<35>	=MEM A DQ<29>
73 68 7	TRUE	MEM A DQ<36>	=MEM A DQ<30>
73 68 7	TRUE	MEM A DQ<37>	=MEM A DQ<26>
73 68 7	TRUE	MEM A DQ<38>	=MEM A DQ<31>
73 68 7	TRUE	MEM A DQ<39>	=MEM A DQ<27>
73 68 7	TRUE	MEM A DQ<40>	=MEM A DQ<12>
73 68 7	TRUE	MEM A DQ<41>	=MEM A DQ<8>
73 68 7	TRUE	MEM A DQ<42>	=MEM A DQ<11>
73 68 7	TRUE	MEM A DQ<43>	=MEM A DQ<15>
73 68 7	TRUE	MEM A DQ<44>	=MEM A DQ<14>
73 68 7	TRUE	MEM A DQ<45>	=MEM A DQ<10>
73 68 7	TRUE	MEM A DQ<46>	=MEM A DQ<9>
73 68 7	TRUE	MEM A DQ<47>	=MEM A DQ<13>
73 68 7	TRUE	MEM A DQ<48>	=MEM A DQ<53>
73 68 7	TRUE	MEM A DQ<49>	=MEM A DQ<55>
73 68 7	TRUE	MEM A DQ<50>	=MEM A DQ<50>
73 68 7	TRUE	MEM A DQ<51>	=MEM A DQ<54>
73 68 7	TRUE	MEM A DQ<52>	=MEM A DQ<52>
73 68 7	TRUE	MEM A DQ<53>	=MEM A DQ<48>
73 68 7	TRUE	MEM A DQ<54>	=MEM A DQ<51>
73 68 7	TRUE	MEM A DQ<55>	=MEM A DQ<49>
73 68 7	TRUE	MEM A DQ<56>	=MEM A DQ<2>
73 68 7	TRUE	MEM A DQ<57>	=MEM A DQ<1>
73 68 7	TRUE	MEM A DQ<58>	=MEM A DQ<6>
73 68 7	TRUE	MEM A DQ<59>	=MEM A DQ<4>
73 68 7	TRUE	MEM A DQ<60>	=MEM A DQ<0>
73 68 7	TRUE	MEM A DQ<61>	=MEM A DQ<3>
73 68 7	TRUE	MEM A DQ<62>	=MEM A DQ<7>
73 68 7	TRUE	MEM A DQ<63>	=MEM A DQ<5>
73 7	TRUE	MEM A DQS P<0>	=MEM A DQS P<7>
73 7	TRUE	MEM A DQS N<0>	
73 7	TRUE	MEM A DQS P<1>	=MEM A DQS P<5>
73 7	TRUE	MEM A DQS N<1>	=MEM A DQS N<5>
73 7	TRUE	MEM A DQS P<2>	=MEM A DQS P<2>
73 7	TRUE	MEM A DQS N<2>	=MEM A DQS N<2>
73 7	TRUE	MEM A DQS P<3>	=MEM A DQS P<4>
73 7	TRUE	MEM A DQS N<3>	=MEM A DQS N<4>
73 7	TRUE	MEM A DQS P<4>	=MEM A DQS P<3>
73 7	TRUE	MEM A DQS N<4>	=MEM A DQS N<3>
73 7	TRUE	MEM A DQS P<5>	=MEM A DQS P<1>
73 7	TRUE	MEM A DQS N<5>	=MEM A DQS N<1>
73 67 20 7	TRUE	MEM A DQS P<6>	
73 67 20 7	TRUE	MEM A DQS N<6>	
73 7	TRUE	MEM A DQS P<7>	=MEM A DQS P<0>
73 7	TRUE	MEM A DQS N<7>	=MEM A DQS N<0>







MAKE_BASE			
73 68 7	TRUE	MEM B DQ<9>	=MEM B DQ<8>
73 68 7	TRUE	MEM B DQ<1>	=MEM B DQ<14>
73 68 7	TRUE	MEM B DQ<2>	=MEM B DQ<11>
73 68 7	TRUE	MEM B DQ<3>	=MEM B DQ<9>
73 68 7	TRUE	MEM B DQ<4>	=MEM B DQ<12>
73 68 7	TRUE	MEM B DQ<5>	=MEM B DQ<10>
73 68 7	TRUE	MEM B DQ<6>	=MEM B DQ<15>
73 68 7	TRUE	MEM B DQ<7>	=MEM B DQ<13>
73 68 7	TRUE	MEM B DQ<8>	=MEM B DQ<24>
73 68 7	TRUE	MEM B DQ<9>	=MEM B DQ<30>
73 68 7	TRUE	MEM B DQ<10>	=MEM B DQ<29>
73 68 7	TRUE	MEM B DQ<11>	=MEM B DQ<27>
73 68 7	TRUE	MEM B DQ<12>	=MEM B DQ<28>
73 68 7	TRUE	MEM B DQ<13>	=MEM B DQ<26>
73 68 7	TRUE	MEM B DQ<14>	=MEM B DQ<25>
73 68 7	TRUE	MEM B DQ<15>	=MEM B DQ<31>
73 68 7	TRUE	MEM B DQ<16>	=MEM B DQ<5>
73 68 7	TRUE	MEM B DQ<17>	=MEM B DQ<1>
73 68 7	TRUE	MEM B DQ<18>	=MEM B DQ<6>
73 68 7	TRUE	MEM B DQ<19>	=MEM B DQ<3>
73 68 7	TRUE	MEM B DQ<20>	=MEM B DQ<4>
73 68 7	TRUE	MEM B DQ<21>	=MEM B DQ<7>
73 68 7	TRUE	MEM B DQ<22>	=MEM B DQ<0>
73 68 7	TRUE	MEM B DQ<23>	=MEM B DQ<2>
73 68 7	TRUE	MEM B DQ<24>	=MEM B DQ<21>
73 68 7	TRUE	MEM B DQ<25>	=MEM B DQ<17>
73 68 7	TRUE	MEM B DQ<26>	=MEM B DQ<20>
73 68 7	TRUE	MEM B DQ<27>	=MEM B DQ<22>
73 68 7	TRUE	MEM B DQ<28>	=MEM B DQ<23>
73 68 7	TRUE	MEM B DQ<29>	=MEM B DQ<19>
73 68 7	TRUE	MEM B DQ<30>	=MEM B DQ<18>
73 68 7	TRUE	MEM B DQ<31>	=MEM B DQ<16>
73 68 7	TRUE	MEM B DQ<32>	MEM B DQ<32>
73 68 7	TRUE	MEM B DQ<33>	=MEM B DQ<40>
73 68 7	TRUE	MEM B DQ<34>	=MEM B DQ<45>
73 68 7	TRUE	MEM B DQ<35>	=MEM B DQ<43>
73 68 7	TRUE	MEM B DQ<36>	=MEM B DQ<46>
73 68 7	TRUE	MEM B DQ<37>	=MEM B DQ<42>
73 68 7	TRUE	MEM B DQ<38>	=MEM B DQ<47>
73 68 7	TRUE	MEM B DQ<39>	=MEM B DQ<41>
73 68 7	TRUE	MEM B DQ<40>	=MEM B DQ<60>
73 68 7	TRUE	MEM B DQ<41>	=MEM B DQ<56>
73 68 7	TRUE	MEM B DQ<42>	=MEM B DQ<63>
73 68 7	TRUE	MEM B DQ<43>	=MEM B DQ<61>
73 68 7	TRUE	MEM B DQ<44>	=MEM B DQ<62>
73 68 7	TRUE	MEM B DQ<45>	=MEM B DQ<58>
73 68 7	TRUE	MEM B DQ<46>	=MEM B DQ<59>
73 68 7	TRUE	MEM B DQ<47>	=MEM B DQ<57>
73 68 7	TRUE	MEM B DQ<48>	=MEM B DQ<38>
73 68 7	TRUE	MEM B DQ<49>	=MEM B DQ<37>
73 68 7	TRUE	MEM B DQ<50>	=MEM B DQ<32>
73 68 7	TRUE	MEM B DQ<51>	=MEM B DQ<33>
73 68 7	TRUE	MEM B DQ<52>	=MEM B DQ<35>
73 68 7	TRUE	MEM B DQ<53>	=MEM B DQ<36>
73 68 7	TRUE	MEM B DQ<54>	=MEM B DQ<34>
73 68 7	TRUE	MEM B DQ<55>	=MEM B DQ<39>
73 68 7	TRUE	MEM B DQ<56>	=MEM B DQ<51>
73 68 7	TRUE	MEM B DQ<57>	=MEM B DQ<53>
73 68 7	TRUE	MEM B DQ<58>	=MEM B DQ<48>
73 68 7	TRUE	MEM B DQ<59>	=MEM B DQ<55>
73 68 7	TRUE	MEM B DQ<60>	=MEM B DQ<50>
73 68 7	TRUE	MEM B DQ<61>	=MEM B DQ<49>
73 68 7	TRUE	MEM B DQ<62>	=MEM B DQ<54>
73 68 7	TRUE	MEM B DQ<63>	=MEM B DQ<52>
73 7	TRUE	MEM B DQS P<0>	=MEM B DQS P<1>
73 7	TRUE	MEM B DQS N<0>	=MEM B DQS N<1>
73 7	TRUE	MEM B DQS P<1>	=MEM B DQS P<3>
73 7	TRUE	MEM B DQS N<1>	=MEM B DQS N<3>
73 7	TRUE	MEM B DQS P<2>	=MEM B DQS P<0>
73 7	TRUE	MEM B DQS N<2>	=MEM B DQS N<0>
73 7	TRUE	MEM B DQS P<3>	=MEM B DQS P<2>
73 7	TRUE	MEM B DQS N<3>	=MEM B DQS N<2>
73 7	TRUE	MEM B DQS P<4>	=MEM B DQS P<5>
73 7	TRUE	MEM B DQS N<4>	=MEM B DQS N<5>
73 7	TRUE	MEM B DQS P<5>	=MEM B DQS P<7>
73 7	TRUE	MEM B DQS N<5>	=MEM B DQS N<7>
73 67 21 7	TRUE	MEM B DQS P<6>	
73 67 21 7	TRUE	MEM B DQS N<6>	
73 7	TRUE	MEM B DQS P<7>	=MEM B DQS P<6>
73 7	TRUE	MEM B DQS N<7>	=MEM B DQS N<6>

SYNC MASTER=344		SYNC DATE=01/03/2013	
PAGE TITLE			
Memory Bit/Byte Swizzle			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	103 OF 120
		SHEET	67 OF 78




Functional Test Points










POWER RAILS



ICT Test Points











NO_TESTS




NC NO_TEST

High Speed NO_TEST



Unused nets with offpage

(Nets with offpages not used on this project)



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
Functional / ICT Test			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		SHEET	
104 OF 120		68 OF 78	



D

D |

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
*	*	BGA	P072_SPACE
*	*	P65BGA	P075_SPACE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DEFAULT	*	0.1 MM	?
STANDARD	*	=DEFAULT	?
P072_SPACE	*	0.071 MM	?
P075_SPACE	*	0.075 MM	?

C

Stackup-Defined Spacing Rules

B

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1:1_SPACING	.	0.1 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
1X_DIELECTRIC	TOP, BOTTOM	0.058 MM	?
1X_DIELECTRIC	ISL3, ISL4, ISL9, ISL10	0.053 MM	?
1X_DIELECTRIC	ISL7, ISL5, ISL6, ISL7, ISL8, ISL11	0.101 MM	?

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
*	P65BGA	P65_BGA

B

A

SYNCH MASTER=344		SYNCH DATE=08/12/2013	
PAGE TITLE			
PCB Rule Definitions			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO REVEAL THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION <E4LABEL>	
		BRANCH <BRANCH>	
		PAGE 110 OF 120	
		SHEET 69 OF 78	

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1T01_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM



CPU Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CPU_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CPU_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CPU_VCCSENSE	*	25 MIL	?	CPU_08MIL	*	0.203 MM	?
				CPU_12MIL	*	0.305 MM	?
				CPU_18MIL	*	0.457 MM	?
				CPU_25MIL	*	0.635 MM	?

PCI Express Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
CLK_PCIE_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
PCIE_2SAME	*	=3X_DIELECTRIC	?	PCIE_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
PCIE_TXRX	*	=6X_DIELECTRIC	?	PCIE_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIE_20THER	*	=4X_DIELECTRIC	?	PCIE_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?
PCIE_2CLK	*	=7X_DIELECTRIC	?	PCIE_2CLK	TOP,BOTTOM	=10X_DIELECTRIC	?
PCIECLK_20THER	*	=7X_DIELECTRIC	?	PCIECLK_20THER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE_*	*	*	PCIE_20THER
PCIE_*	=SAME	*	PCIE_2SAME
PCIE_*	CLK_*	*	PCIE_2CLK
CLK_PCIE	*	*	PCIECLK_20THER
PCIE_TX	*_RX	*	PCIE_TXRX
PCIE_RX	*_TX	*	PCIE_TXRX

CPU Signal Properties

ELECTRICAL_CONST_SET	NET_TYPE		
	PHYSICAL	SPACING	
XDP_TCK0	CPU_45S	CPU_18MTL	XDP_CPU_TCK 6 16
XDP_TCK0	CPU_45S	CPU_18MTL	PCH_JTAGX 12 16
XDP_TCK1	CPU_45S	CPU_18MTL	XDP_PCH_TCK 12 16
XDP_TDO	CPU_45S		XDP_CPU_TDO 6 16
XDP_TDO	CPU_45S		XDP_PCH_TDO 12 16
XDP_TDI	CPU_45S		XDP_CPU_TDI 6 16
XDP_TDI	CPU_45S		XDP_PCH_TDI 12 16
XDP_TMS	CPU_45S		XDP_CPU_TMS 6 16
XDP_TMS	CPU_45S		XDP_PCH_TMS 12 16
XDP_TRST_L	CPU_45S		XDP_TRST_L 16
XDP_TRST_L	CPU_45S		XDP_CPUPCH_TRST_L 6 12 16
XDP_PRDY_L	CPU_45S		XDP_CPU_PRDY_L 6 16
XDP_PREQ_L	CPU_45S		XDP_CPU_PREQ_L 6 16
CPU_VCCST_PWRGD	CPU_45S	CPU_08MTL	CPU_VCCST_PWRGD 8 16 17
CPU_VCCST_PWRGD	CPU_45S	CPU_08MTL	XDP_CPU_VCCST_PWRGD 16
CPU_BPM	CPU_45S	CPU_08MTL	XDP_BPM_L<1..0> 6 16
CPU_BPM_TP	CPU_45S		XDP_BPM_L<7..2> 6 16
CPU_RCOMP_SM	CPU_27P4S	CPU_25MTL	CPU_SM_RCOMP<2..0> 6
CPU_RCOMP_EDP	CPU_27P4S	CPU_25MTL	MCP_EDP_RCOMP 5
CPU_RCOMP_OPT	CPU_27P4S	CPU_12MTL	CPU_OPT_RCOMP 6
CPU_PROCHOT	CPU_45S	CPU_08MTL	CPU_PROCHOT_L 6 36 37 53
CPU_PROCHOT	CPU_45S	CPU_08MTL	CPU_PROCHOT_R_L 6
CPU_CATERR	CPU_45S	CPU_08MTL	CPU_CATERR_L 6 36
CPU_VIDALERT	CPU_45S	CPU_18MTL	CPU_VIDALERT_L 8 53
CPU_VIDALERT	CPU_45S	CPU_18MTL	CPU_VIDALERT_R_L 8
CPU_VIDSClk	CPU_45S	CPU_18MTL	CPU_VIDSClk 8 53
CPU_VIDSClk	CPU_45S	CPU_18MTL	CPU_VIDSClk_R 8
CPU_VIDSOUT	CPU_45S	CPU_18MTL	CPU_VIDSOUT 8 53
CPU_VIDSOUT	CPU_45S	CPU_18MTL	CPU_VIDSOUT_R 8
CPU_PECI	CPU_45S	CPU_18MTL	CPU_PECI 6 37
CPU_PECI	CPU_45S	CPU_18MTL	CPU_PECI_R 36 37
CPU_PECI_SMC	CPU_45S	CPU_18MTL	SMC_PECI_L 36 37
CPU_PECI_SMC	CPU_45S	CPU_18MTL	SMC_PECI_L_R 37
CPU_CFG	CPU_45S		CPU_CFG<19..11> 6 16
CPU_CFG_PD	CPU_45S		CPU_CFG<10..8> 6 16
CPU_CFG	CPU_45S		CPU_CFG<7..5> 6 16
CPU_CFG_PD	CPU_45S		CPU_CFG<4> 6 16
CPU_CFG_3	CPU_45S		CPU_CFG<3> 6 16
CPU_CFG	CPU_45S		CPU_CFG<2> 6 16
CPU_CFG_PD	CPU_45S		CPU_CFG<1..0> 6 16
CPU_MEM_RESET	CPU_45S	CPU_08MTL	MEM_RESET_L 20 21 22
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_P 8 53
CPU_VCCSENSE	CPU_27P4S	CPU_VCCSENSE	CPU_VCCSENSE_N 9 53

PCI Express Properties

ELECTRICAL_CONST_SET	NET_TYPE		
	PHYSICAL	SPACING	
PCIE_SSD_D2R	PCIE_85D	PCIE_RX	PCIE_SSD_D2R_P<3..1> 12 30 68
PCIE_SSD_D2R	PCIE_85D	PCIE_RX	PCIE_SSD_D2R_N<3..1> 12 30 68
PCIE_SSD_D2R_PP	PCIE_85D	PCIE_RX	PCIE_SSD_D2R_P<0> 12 30 68
PCIE_SSD_D2R_PP	PCIE_85D	PCIE_RX	PCIE_SSD_D2R_N<0> 12 30 68
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D_C_P<3..0> 12 30 68
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D_C_N<3..0> 12 30 68
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D_P<3..0> 30 68
PCIE_SSD_R2D	PCIE_85D	PCIE_TX	PCIE_SSD_R2D_N<3..0> 30 68
PCIE_TBT_D2R_0	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_P<0> 14 23 68
PCIE_TBT_D2R_0	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_N<0> 14 23 68
PCIE_TBT_D2R_0	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_C_P<0> 23
PCIE_TBT_D2R_0	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_C_N<0> 23
PCIE_TBT_D2R	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_P<3..1> 14 23 68
PCIE_TBT_D2R	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_N<3..1> 14 23 68
PCIE_TBT_D2R	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_C_P<3..1> 23 68
PCIE_TBT_D2R	PCIE_85D	PCIE_RX	PCIE_TBT_D2R_C_N<3..1> 23 68
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D_P<3..0> 23 68
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D_N<3..0> 23 68
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D_C_P<3..0> 14 23 68
PCIE_TBT_R2D	PCIE_85D	PCIE_TX	PCIE_TBT_R2D_C_N<3..0> 14 23 68
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D_P 63 68
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D_N 63 68
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D_C_P 14 63 68
PCIE_AP_R2D	PCIE_85D	PCIE_TX	PCIE_AP_R2D_C_N 14 63 68
PCIE_AP_D2R	PCIE_85D	PCIE_RX	PCIE_AP_D2R_P 14 63 68
PCIE_AP_D2R	PCIE_85D	PCIE_RX	PCIE_AP_D2R_N 14 63 68
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_CONN_P 63
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_CONN_N 63
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_P 12 63 68
PCIE_CLK100M_AP	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_AP_N 12 63 68
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA_P 12 32 68
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA_N 12 32 68
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_P 31 32
PCIE_CLK100M_CAM	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_CAMERA_C_N 31 32
PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SSD_P 12 30 68
PCIE_CLK100M_SSD	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_SSD_N 12 30 68
PCIE_CLK100M_TBT	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_TBT_P 12 23 68
PCIE_CLK100M_TBT	CLK_PCIE_85D	CLK_PCIE	PCIE_CLK100M_TBT_N 12 23 68
PCIE_CAMERA_D2R	PCIE_85D	PCIE_RX	PCIE_CAMERA_D2R_P 14 32 68
PCIE_CAMERA_D2R	PCIE_85D	PCIE_RX	PCIE_CAMERA_D2R_N 14 32 68
PCIE_CAMERA_D2R	PCIE_85D	PCIE_RX	PCIE_CAMERA_D2R_C_P 31 32
PCIE_CAMERA_D2R	PCIE_85D	PCIE_RX	PCIE_CAMERA_D2R_C_N 31 32
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D_P 31 32
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D_N 31 32
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D_C_P 14 32
PCIE_CAMERA_R2D	PCIE_85D	PCIE_TX	PCIE_CAMERA_R2D_C_N 14 32

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
CPU & PCIe Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	111 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	70 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



USB 2 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_USB_RBIAIS	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?	USB	TOP,BOTTOM	=6X_DIELECTRIC	?
USB_RBIAIS	*	=6X_DIELECTRIC	?	USB_RBIAIS	TOP,BOTTOM	=10X_DIELECTRIC	?

USB 3 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?	USB3_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?	USB3_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
USB3_20THER	*	=4X_DIELECTRIC	?	USB3_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	*	*	USB3_20THER
USB3_*	=SAME	*	USB3_2SAME
USB3_TX	*_RX	*	USB3_TXRX
USB3_RX	*_TX	*	USB3_TXRX

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
CLK_25M	*	=5X_DIELECTRIC	?

SATA Interface Constraints (Not Used)

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?	SATA_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?	SATA_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	*	*	SATA_20THER
SATA_*	=SAME	*	SATA_2SAME
SATA_TX	*_RX	*	SATA_TXRX
SATA_RX	*_TX	*	SATA_TXRX

USB Constraints

ELECTRICAL CONST SET	NET TYPE		
	PHYSICAL	SPACING	
USB_BT	USB_85D	USB	USB BT P
USB_BT	USB_85D	USB	USB BT N
USB_BT	USB_85D	USB	USB BT CONN P
USB_BT	USB_85D	USB	USB BT CONN N
USB_EXT_A	USB_85D	USB	USB EXT_A P
USB_EXT_A	USB_85D	USB	USB EXT_A N
DEFAULT	DEFAULT	DEFAULT	SMC DEBUGPRT_RX_L
DEFAULT	DEFAULT	DEFAULT	SMC DEBUGPRT_TX_L
USB_EXT_A	USB_85D	USB	USB2_EXT_A MUXED_P
USB_EXT_A	USB_85D	USB	USB2_EXT_A MUXED_N
USB_EXT_A	USB_85D	USB	USB2_EXT_A MUXED_F_P
USB_EXT_A	USB_85D	USB	USB2_EXT_A MUXED_F_N
USB_EXT_A	USB_85D	USB	USB_LT1_P
USB_EXT_A	USB_85D	USB	USB_LT1_N
USB_EXT_B	USB_85D	USB	USB_EXTB_P
USB_EXT_B	USB_85D	USB	USB_EXTB_N
USB_TPAD	USB_85D	USB	USB_TPAD_P
USB_TPAD	USB_85D	USB	USB_TPAD_N
USB_TPAD	USB_85D	USB	USB_TPAD_R_P
USB_TPAD	USB_85D	USB	USB_TPAD_R_N
USB3_EXT_A_D2R	USB_85D	USB3_RX	USB3_EXT_A D2R_P
USB3_EXT_A_D2R	USB_85D	USB3_RX	USB3_EXT_A D2R_N
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A R2D_P
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A R2D_N
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A R2D_C_P
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A R2D_C_N
USB3_EXTB_D2R	USB_85D	USB3_RX	USB3_EXTB D2R_P
USB3_EXTB_D2R	USB_85D	USB3_RX	USB3_EXTB D2R_N
USB3_EXTB_R2D	USB_85D	USB3_TX	USB3_EXTB R2D_C_P
USB3_EXTB_R2D	USB_85D	USB3_TX	USB3_EXTB R2D_C_N
USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE_SD D2R_P
USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE_SD D2R_N
USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE_SD R2D_C_P
USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE_SD R2D_C_N
USB_NC	USB_85D	USB	NC_USB_IRP
USB_NC	USB_85D	USB	NC_USB_IRN
USB_NC	USB_85D	USB	TP_USB_5P
USB_NC	USB_85D	USB	TP_USB_5N
USB_NC	USB_85D	USB	NC_USB_SDP
USB_NC	USB_85D	USB	NC_USB_SDN
USB_NC	USB_85D	USB	NC_USB_CAMERAP
USB_NC	USB_85D	USB	NC_USB_CAMERAN
PCH_USB_RBIAIS	PCH_USB_RBIAIS	USB_RBIAIS	PCH_USB_RBIAIS
SATA_85D	SATA_85D	SATA_RX	DUMMY_SATA_D2R_P
SATA_85D	SATA_85D	SATA_RX	DUMMY_SATA_D2R_N
SATA_85D	SATA_85D	SATA_TX	DUMMY_SATA_R2D_P
SATA_85D	SATA_85D	SATA_TX	DUMMY_SATA_R2D_N
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2_R
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R

Notes:
This is here to keep the SATA rules.

SYNC_MASTER=J44		SYNC_DATE=08/12/2013	
PAGE TITLE			
USB Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	112 OF 120
		SHEET	71 OF 78



LPC Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
CLK_LPC_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
LPC	*	6 MIL	?
CLK_LPC	*	8 MIL	?

SMBus Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SMB_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SMB	*	=2X_DIELECTRIC	?

HD Audio Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
HDA_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
HDA	*	=2X_DIELECTRIC	?

SPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
SPT_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
SPI	*	8 MIL	?

PCH Single Net Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
PCH_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
PCH_27P4S	*	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	=27P4_OHM_SE	7 MIL	7 MIL

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
PCH_12MIL	*	0.305 MM	?
PCH_15MIL	*	0.381 MM	?
PCH_18MIL	*	0.457 MM	?
PCH_20MIL	*	0.508 MM	?

PCH Net Properties

ELECTRICAL CONST SET	NET TYPE		
	PHYSICAL	SPACING	
LPC_AD	LPC_45S	LPC	LPC_AD<3...0> 14 36 45 68
LPC_AD	LPC_45S	LPC	LPC_FRAME_L 14 36 45 68
LPC_CLK24M_SMC	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC_R 12 17
LPC_CLK24M_SMC	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_SMC 17 36 68
LPC_CLK24M_LPCPLUS	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS 17 45 68
LPC_CLK24M_LPCPLUS	CLK_LPC_45S	CLK_LPC	LPC_CLK24M_LPCPLUS_R 12 17
SMBUS_PCH	SMB_45S	SMR	SMBUS_PCH_CLK 14 16 19 39 63 68
SMBUS_PCH	SMB_45S	SMR	SMBUS_PCH_DATA 14 16 19 39 63 68
SML_PCH_0	SMB_45S	SMR	SML_PCH_0_CLK 14 39
SML_PCH_0	SMB_45S	SMR	SML_PCH_0_DATA 14 39
	SMB_45S	SMR	SMBUS_SMC_1_S0_SCL 14 32 36 39 43 68 76
	SMB_45S	SMR	SMBUS_SMC_1_S0_SDA 14 32 36 39 43 68 76
HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK 12 47
HDA_BIT_CLK	HDA_45S	HDA	HDA_BIT_CLK_R 12
HDA_SYNC	HDA_45S	HDA	HDA_SYNC 12 47
HDA_SYNC	HDA_45S	HDA	HDA_SYNC_R 12
HDA_RST	HDA_45S	HDA	HDA_RST_R_L 12
HDA_RST	HDA_45S	HDA	HDA_RST_L 12 47
HDA_SDIN	HDA_45S	HDA	HDA_SDIN0 12 47 68
HDA_SDIN	HDA_45S	HDA	CS4208_HDA_SDOUT0_R 47
HDA_SDOUT	HDA_45S	HDA	HDA_SDOUT 12 47
HDA_SDOUT	HDA_45S	HDA	HDA_SDOUT_R 12 17
SPT_MLB	SPT_45S	SPT	SPI_ALT_CLK 45
SPT_MLB	SPT_45S	SPT	SPI_CLK 45
SPT_MLB	SPT_45S	SPT	SPI_CLK_R 14 45
SPT_MLB	SPT_45S	SPT	SPI_MLB_CLK 45
SPT_MLB	SPT_45S	SPT	SPI_SMC_CLK 36 45
SPT_MLB	SPT_45S	SPT	SPI_ALT_CS_L 45
SPT_MLB	SPT_45S	SPT	SPI_CS0_L 45
SPT_MLB	SPT_45S	SPT	SPI_CS0_R_L 14 45
SPT_MLB	SPT_45S	SPT	SPI_MLB_CS_L 45
SPT_MLB	SPT_45S	SPT	SPI_SMC_CS_L 36 45
SPT_MLB	SPT_45S	SPT	SPI_ALT_MISO 45
SPT_MLB	SPT_45S	SPT	SPI_MISO 14 45
SPT_MLB	SPT_45S	SPT	SPI_MISO_R 45
SPT_MLB	SPT_45S	SPT	SPI_MLB_MISO 45
SPT_MLB	SPT_45S	SPT	SPI_SMC_MISO 36 45
SPT_MLB	SPT_45S	SPT	SPI_ALT_MOSI 45
SPT_MLB	SPT_45S	SPT	SPI_MOSI 45
SPT_MLB	SPT_45S	SPT	SPI_MOSI_R 14 45
SPT_MLB	SPT_45S	SPT	SPI_MLB_MOSI 45
SPT_MLB	SPT_45S	SPT	SPI_SMC_MOSI 36 45
SPT_MLB_I02	SPT_45S	SPT	SPI_I0<2> 14 45
SPT_MLB_I02	SPT_45S	SPT	SPIROM_WP_L 45
SPT_MLB_I03	SPT_45S	SPT	SPI_I0<3> 14 45
SPT_MLB_I03	SPT_45S	SPT	SPIROM_HOLD_L 45
SPT_MLB_I03	SPT_45S	SPT	SPIROM_USE_MLB 15 45 68
PCH_RTCX	PCH_45S	PCH_15MTI	PCH_CLK32K_RTCX1 12 17
PCH_SRTCST	PCH_45S	PCH_15MTI	PCH_SRTCST_L 12
PCH_RTCRST	PCH_45S	PCH_15MTI	RTC_RESET_L 12
PCH_THRMTRIP	PCH_45S	PCH_18MTI	PM_THRMTRIP_L 15 37
PCH_THRMTRIP	PCH_45S	PCH_18MTI	PM_THRMTRIP_R_L 37
	PCH_45S	PCH_15MTI	PCH_INTRUDER_L 12
	PCH_45S	PCH_15MTI	PCH_INTVRMEN 12
	PCH_45S	PCH_15MTI	PCH_DSWVRMEN 13
	PCH_45S	PCH_15MTI	PM_RSMRST_L 13 61
	PCH_45S	PCH_15MTI	PM_SYSRST_L 13 17 36 68
	PCH_45S	PCH_15MTI	XDP_DBRESET_L 16 17
	PCH_45S	PCH_15MTI	PM_PCH_SYS_PWROK 13 16 17 36
	PCH_45S	PCH_15MTI	XDP_SYS_PWROK 16
	PCH_45S	PCH_15MTI	SYS_PWROK_R 17
	PCH_45S	PCH_15MTI	PM_PCH_PWROK 13 17
	PCH_45S	PCH_15MTI	PM_S0_PG00D 17
	PCH_45S	PCH_15MTI	SMC_DELAYED_PWRGD 17 24 25 36 37
	PCH_45S	PCH_15MTI	PM_DSW_PWRGD 13 36
	PCH_45S	PCH_15MTI	PM_PWRBTN_L 13 16 36
	PCH_45S	PCH_15MTI	XDP_CPU_PWRBTN_L 16
	PCH_45S	PCH_15MTI	PCIE_WAKE_L 13 29 31
	PCH_45S	PCH_15MTI	AP_PCIE_WAKE_L 29 63
	PCH_45S	PCH_15MTI	CAM_PCIE_WAKE_L 31
	PCH_45S	PCH_15MTI	TBT_CIO_PLUG_EVENT_L 15 18 23
PCH_CLK24M_XTAL	PCH_45S	PCH_20MTI	PCH_CLK24M_XTALIN 12 17
PCH_CLK24M_XTAL	PCH_45S	PCH_20MTI	PCH_CLK24M_XTALOUT 12 17
PCH_CLK24M_XTAL	PCH_45S	PCH_20MTI	PCH_CLK24M_XTALOUT_R 17
PCH_RCOMP_PCIE	PCH_27P4S	PCH_12MTI	PCH_PCIE_RCOMP 14
PCH_RCOMP_OPT	PCH_27P4S	PCH_12MTI	PCH_OPI_COMP 15
PCH_RCOMP_SATA	PCH_27P4S	PCH_12MTI	PCH_SATA_RCOMP 12

SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
PCH Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	113 OF 120
		SHEET	72 OF 78



Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=2x_DIELECTRIC	?
MEM_CMD2CMD	*	=2x_DIELECTRIC	?
MEM_CMD2CTL	*	=2x_DIELECTRIC	?
MEM_CTL2CTL	*	=2x_DIELECTRIC	?
MEM_CLK2CLK	*	=4x_DIELECTRIC	?
MEM_20THERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?
MEM_CMD2CMD_BM	*	=2x_DIELECTRIC	?
MEM_CMD2CTL_BM	*	=2x_DIELECTRIC	?
MEM_CTL2CTL_BM	*	=2x_DIELECTRIC	?
MEM_12MIL	*	0.305 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_DQS2OWNDATA	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CMD	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CTL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CTL2CTL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CLK2CLK	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_20THERMEM	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?
MEM_CMD2CMD_BM	TOP,BOTTOM	=3x_DIELECTRIC	?
MEM_CMD2CTL_BM	TOP,BOTTOM	=3x_DIELECTRIC	?
MEM_CTL2CTL_BM	TOP,BOTTOM	=3x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	*	*	MEM_20THER
MEM_*_DQS_*	*	*	MEM_20THER
MEM_CMD	*	*	MEM_20THER
MEM_CTL	*	*	MEM_20THER
MEM_CLK	*	*	MEM_20THER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTL	*	MEM_CMD2CTL
MEM_CTL	MEM_CTL	*	MEM_CTL2CTL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_*	MEM_*	*	MEM_20THERMEM
MEM_CMD	MEM_CMD	BGA_MEM	MEM_CMD2CMD_BM
MEM_CMD	MEM_CTL	BGA_MEM	MEM_CMD2CTL_BM
MEM_CTL	MEM_CTL	BGA_MEM	MEM_CTL2CTL_BM

Haswell ULT Memory Down DDR3L 1x8 Length Matching

DDR3 Signal Group	Unit	Min Length	Max Length
CTLmax - CTLmin	mils	0	100
CTL to CLK	mils	CLK - 500	CLK + 500
CMDi to CMDj	mils	CMDj - 100	CMDj + 100
CMD to CLK	mils	CLK - 500	CLK + 500
(DQmax - DQmin) per byte	mils	0	250
(DQS - DQmax) per byte	mils	-100	150
DQS to DQS#	mils	-5	5
Max(CLK-DQS) - Min(CLK-DQS)	mils	0	5500
CLK to CLK#	mils	-5	5

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Net Properties

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK P<0>	7 20 22
MEM_A_CLK	MEM_72D	MEM_CLK	MEM A CLK N<0>	7 20 22
MEM_A_CTL	MEM_40S	MEM_CTL	MEM A CKE<0>	7 20 22
MEM_A_CTL	MEM_40S	MEM_CTL	MEM A CS L<0>	7 20 22
MEM_A_ODT0	MEM_40S	MEM_CTL	MEM A ODT<0>	20 22
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A A<15..0>	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A BA<2..0>	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A RAS L	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A CAS L	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM A WE L	7 20 22 66
MEM_A_DQBYTE0	MEM_45S	MEM_A_DQBYTE_0	MEM A DQ<7..0>	7 67 68
MEM_A_DQBYTE1	MEM_45S	MEM_A_DQBYTE_1	MEM A DQ<15..8>	7 67 68
MEM_A_DQBYTE2	MEM_45S	MEM_A_DQBYTE_2	MEM A DQ<23..16>	7 67 68
MEM_A_DQBYTE3	MEM_45S	MEM_A_DQBYTE_3	MEM A DQ<31..24>	7 67 68
MEM_A_DQBYTE4	MEM_45S	MEM_A_DQBYTE_4	MEM A DQ<39..32>	7 20 67 68
MEM_A_DQBYTE5	MEM_45S	MEM_A_DQBYTE_5	MEM A DQ<47..40>	7 67 68
MEM_A_DQBYTE6	MEM_45S	MEM_A_DQBYTE_6	MEM A DQ<55..48>	7 67 68
MEM_A_DQBYTE7	MEM_45S	MEM_A_DQBYTE_7	MEM A DQ<63..56>	7 67 68
MEM_A_DQS0	MEM_80D	MEM_A_DQS_0	MEM A DQS P<0>	7 67
MEM_A_DQS0	MEM_80D	MEM_A_DQS_0	MEM A DQS N<0>	7 67
MEM_A_DQS1	MEM_80D	MEM_A_DQS_1	MEM A DQS P<1>	7 67
MEM_A_DQS1	MEM_80D	MEM_A_DQS_1	MEM A DQS N<1>	7 67
MEM_A_DQS2	MEM_80D	MEM_A_DQS_2	MEM A DQS P<2>	7 67
MEM_A_DQS2	MEM_80D	MEM_A_DQS_2	MEM A DQS N<2>	7 67
MEM_A_DQS3	MEM_80D	MEM_A_DQS_3	MEM A DQS P<3>	7 67
MEM_A_DQS3	MEM_80D	MEM_A_DQS_3	MEM A DQS N<3>	7 67
MEM_A_DQS4	MEM_80D	MEM_A_DQS_4	MEM A DQS P<4>	7 67
MEM_A_DQS4	MEM_80D	MEM_A_DQS_4	MEM A DQS N<4>	7 67
MEM_A_DQS5	MEM_80D	MEM_A_DQS_5	MEM A DQS P<5>	7 67
MEM_A_DQS5	MEM_80D	MEM_A_DQS_5	MEM A DQS N<5>	7 67
MEM_A_DQS6	MEM_80D	MEM_A_DQS_6	MEM A DQS P<6>	7 20 67
MEM_A_DQS6	MEM_80D	MEM_A_DQS_6	MEM A DQS N<6>	7 20 67
MEM_A_DQS7	MEM_80D	MEM_A_DQS_7	MEM A DQS P<7>	7 67
MEM_A_DQS7	MEM_80D	MEM_A_DQS_7	MEM A DQS N<7>	7 67
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK P<0>	7 21 22
MEM_B_CLK	MEM_72D	MEM_CLK	MEM B CLK N<0>	7 21 22
MEM_B_CTL	MEM_40S	MEM_CTL	MEM B CKE<0>	7 21 22
MEM_B_CTL	MEM_40S	MEM_CTL	MEM B CS L<0>	7 21 22
MEM_B_ODT0	MEM_40S	MEM_CTL	MEM B ODT<0>	21 22
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B A<15..0>	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B BA<2..0>	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B RAS L	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B CAS L	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM B WE L	7 21 22 66
MEM_B_DQBYTE0	MEM_45S	MEM_B_DQBYTE_0	MEM B DQ<7..0>	7 67 68
MEM_B_DQBYTE1	MEM_45S	MEM_B_DQBYTE_1	MEM B DQ<15..8>	7 67 68
MEM_B_DQBYTE2	MEM_45S	MEM_B_DQBYTE_2	MEM B DQ<23..16>	7 67 68
MEM_B_DQBYTE3	MEM_45S	MEM_B_DQBYTE_3	MEM B DQ<31..24>	7 67 68
MEM_B_DQBYTE4	MEM_45S	MEM_B_DQBYTE_4	MEM B DQ<39..32>	7 21 67 68
MEM_B_DQBYTE5	MEM_45S	MEM_B_DQBYTE_5	MEM B DQ<47..40>	7 67 68
MEM_B_DQBYTE6	MEM_45S	MEM_B_DQBYTE_6	MEM B DQ<55..48>	7 67 68
MEM_B_DQBYTE7	MEM_45S	MEM_B_DQBYTE_7	MEM B DQ<63..56>	7 67 68
MEM_B_DQS0	MEM_80D	MEM_B_DQS_0	MEM B DQS P<0>	7 67
MEM_B_DQS0	MEM_80D	MEM_B_DQS_0	MEM B DQS N<0>	7 67
MEM_B_DQS1	MEM_80D	MEM_B_DQS_1	MEM B DQS P<1>	7 67
MEM_B_DQS1	MEM_80D	MEM_B_DQS_1	MEM B DQS N<1>	7 67
MEM_B_DQS2	MEM_80D	MEM_B_DQS_2	MEM B DQS P<2>	7 67
MEM_B_DQS2	MEM_80D	MEM_B_DQS_2	MEM B DQS N<2>	7 67
MEM_B_DQS3	MEM_80D	MEM_B_DQS_3	MEM B DQS P<3>	7 67
MEM_B_DQS3	MEM_80D	MEM_B_DQS_3	MEM B DQS N<3>	7 67
MEM_B_DQS4	MEM_80D	MEM_B_DQS_4	MEM B DQS P<4>	7 67
MEM_B_DQS4	MEM_80D	MEM_B_DQS_4	MEM B DQS N<4>	7 67
MEM_B_DQS5	MEM_80D	MEM_B_DQS_5	MEM B DQS P<5>	7 67
MEM_B_DQS5	MEM_80D	MEM_B_DQS_5	MEM B DQS N<5>	7 67
MEM_B_DQS6	MEM_80D	MEM_B_DQS_6	MEM B DQS P<6>	7 21 67
MEM_B_DQS6	MEM_80D	MEM_B_DQS_6	MEM B DQS N<6>	7 21 67
MEM_B_DQS7	MEM_80D	MEM_B_DQS_7	MEM B DQS P<7>	7 67
MEM_B_DQS7	MEM_80D	MEM_B_DQS_7	MEM B DQS N<7>	7 67
		MEM_PWR	PP1V35 S3	17 19 20 21 22 41 55 65
		MEM_PWR	PP1V35 S3 CPUDDR	8 10 41 65
		MEM_PWR	PP0V675 S0 DDRVTT	22 55 65 68
		MEM_PWR	PPVTTDDR S3	55 65 68
		MEM_12MIL	CPU DIMMA VREFD0	7 19
		MEM_12MIL	CPU DIMMA VREFD0 A ISOL	19
		MEM_12MIL	CPU DIMMB VREFD0	7 19
		MEM_12MIL	CPU DIMMB VREFD0 B ISOL	19
		MEM_12MIL	CPU DIMM VREFCA	7 19
		MEM_12MIL	CPU DIMM VREFCA A ISOL	19
		MEM_12MIL	CPU DIMM VREFCA B ISOL	19
		MEM_12MIL	PP0V675 S3 MEM VREFD0 A	19 20 65
		MEM_12MIL	PP0V675 S3 MEM VREFD0 B	19 21 65
		MEM_12MIL	PP0V675 S3 MEM VREFCA A	19 20 65
		MEM_12MIL	PP0V675 S3 MEM VREFCA B	19 21 65

SYNC MASTER=144		SYNC DATE=01/03/2013	
PAGE TITLE			
Memory Constraints			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	
		<E4LABEL>	
BRANCH			
<BRANCH>			
PAGE		114 OF 120	
SHEET		73 OF 78	



Thunderbolt, DP, HDMI Constraints

Thunderbolt SPI Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBT_SPI_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBT_SPI	*	=2x_DIELECTRIC	?

Thunderbolt & DisplayPort Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
TBTD_P_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTD_P_2SAME	*	=3X_DIELECTRIC	?
TBTD_P_TXRX	*	=6X_DIELECTRIC	?
TBTD_P_20THER	*	=4X_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
TBTD_P_2SAME	TOP,BOTTOM	=4X_DIELECTRIC	?
TBTD_P_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
TBTD_P_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
TBTD_P_*	*	*	TBTD_P_20THER
TBTD_P_*	=SAME	*	TBTD_P_2SAME
TBTD_P_TX	*_RX	*	TBTD_P_TXRX
TBTD_P_RX	*_TX	*	TBTD_P_TXRX

DisplayPort & HDMI Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DP_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
HDMI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	*	=3x_DIELECTRIC	?
DP_20THER	*	=4x_DIELECTRIC	?
HDMICLK_20THER	*	=7x_DIELECTRIC	?
HDMICLK_2DPHDMI	*	=4x_DIELECTRIC	?
HDMIDATA_2SAME	*	=3x_DIELECTRIC	?
HDMIDATA_20THER	*	=4x_DIELECTRIC	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
DP_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
DP_20THER	TOP,BOTTOM	=6x_DIELECTRIC	?
HDMICLK_20THER	TOP,BOTTOM	=10x_DIELECTRIC	?
HDMICLK_2DPHDMI	TOP,BOTTOM	=6x_DIELECTRIC	?
HDMIDATA_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
HDMIDATA_20THER	TOP,BOTTOM	=6x_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDMI_DATA	*	*	HDMIDATA_20THER
HDMI_DATA	=SAME	*	HDMIDATA_2SAME
HDMI_DATA	TBTD_P_TX	*	HDMIDATA_2SAME
HDMI_DATA	TBTD_P_RX	*	DP_2SAME
HDMI_CLK	*	*	HDMICLK_20THER
HDMI_CLK	HDMI_DATA	*	HDMICLK_2DPHDMI
HDMI_CLK	DISPLAYPORT	*	HDMICLK_2DPHDMI
HDMI_CLK	TBTD_P_TX	*	HDMICLK_2DPHDMI

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DISPLAYPORT	*	*	DP_20THER
DISPLAYPORT	=SAME	*	DP_2SAME
DISPLAYPORT	HDMI_DATA	*	DP_2SAME
DISPLAYPORT	TBTD_P_TX	*	DP_2SAME
DISPLAYPORT	TBTD_P_RX	*	TBTD_P_TXRX

DisplayPort/TMDS intra-pair matching should be 0.127mm. Inter-pair matching should be within 2.54cm. Max Length 241.3mm.
DisplayPort AUX CH intra-pair matching should be 0.127mm. Max length 330.2mm.
SOURCE: Calpella SFF D6 Rev 1.5 (407364) and Family GPU D6-04202-001-v04.
MAX LENGTH OF DISPLAYPORT/TMDS TRACES: 13 INCHES.

ELECTRICAL CONST SET	PHYSICAL	SPACING	NET TYPE
DP_85D	DISPLAYPORT	DP TBTSRC ML C P<3..0>	
DP_85D	DISPLAYPORT	DP TBTSRC ML C N<3..0>	
DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C P	
DP_85D	DISPLAYPORT	DP TBTSRC AUXCH C N	
TBT_SPI_CLK			
TBT_SPI_M0SI			
TBT_SPI_MISO			
TBT_SPI_CS_L			
DP_HDMI_TBT_ML	DP_85D	DISPLAYPORT	DP HDMI TBT ML P<3..0>
DP_HDMI_TBT_MI	DP_85D	DISPLAYPORT	DP HDMI TBT ML N<3..0>
DP_HDMI_TBT_AUX	DP_85D		DP HDMI TBT AUX P
DP_HDMI_TBT_AUX	DP_85D		DP HDMI TBT AUX N
HDMI_CLOCK	HDMI_85D	HDMI_CLK	HDMI IG CLK C P
HDMI_CLOCK	HDMI_85D	HDMI_CLK	HDMI IG CLK C N
HDMI_DATA	HDMI_85D	HDMI_DATA	HDMI IG DATA C P<2..0>
HDMI_DATA	HDMI_85D	HDMI_DATA	HDMI IG DATA C N<2..0>

Only used on hosts supporting Thunderbolt video-in

Thunderbolt, DP, HDMI Net Properties

ELECTRICAL CONST SET	PHYSICAL	SPACING	NET TYPE
TBT_A_R2D	TBTD_P_85D	TBTD_P_TX	TBT A R2D C P<1..0>
TBT_A_R2D	TBTD_P_85D	TBTD_P_TX	TBT A R2D C N<1..0>
TBT_A_R2D	TBTD_P_85D	TBTD_P_TX	TBT A R2D P<1..0>
TBT_A_R2D	TBTD_P_85D	TBTD_P_TX	TBT A R2D N<1..0>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C P<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML C N<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML P<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPA ML N<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML P<1>
DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP A LSX ML N<1>
DP_TBTPA_MI	DP_85D	DISPLAYPORT	DP TBTPA ML C P<3>
DP_TBTPA_MI	DP_85D	DISPLAYPORT	DP TBTPA ML C N<3>
DP_TBTPA_MI	DP_85D	DISPLAYPORT	DP TBTPA ML P<3>
DP_TBTPA_MI	DP_85D	DISPLAYPORT	DP TBTPA ML N<3>
TBT_A_D2R_0	TBTD_P_85D	TBTD_P_RX	TBT A D2R C P<0>
TBT_A_D2R_0	TBTD_P_85D	TBTD_P_RX	TBT A D2R C N<0>
TBT_A_D2R_0	TBTD_P_85D	TBTD_P_RX	TBT A D2R P<0>
TBT_A_D2R_0	TBTD_P_85D	TBTD_P_RX	TBT A D2R N<0>
TBT_A_D2R_1	TBTD_P_85D	TBTD_P_RX	TBT A D2R C P<1>
TBT_A_D2R_1	TBTD_P_85D	TBTD_P_RX	TBT A D2R C N<1>
TBT_A_D2R_1	TBTD_P_85D	TBTD_P_RX	TBT A D2R P<1>
TBT_A_D2R_1	TBTD_P_85D	TBTD_P_RX	TBT A D2R N<1>
TBT_A_D2R_1	TBTD_P_85D	TBTD_P_RX	TBT A D2R1 AUXDDC P
TBT_A_D2R_1	TBTD_P_85D	TBTD_P_RX	TBT A D2R1 AUXDDC N
DP_TBTPA_AUXCH	DP_85D		DP TBTPA AUXCH C P
DP_TBTPA_AUXCH	DP_85D		DP TBTPA AUXCH C N
DP_TBTPA_AUXCH	DP_85D		DP TBTPA AUXCH P
DP_TBTPA_AUXCH	DP_85D		DP TBTPA AUXCH N
TBT_B_R2D	TBTD_P_85D	TBTD_P_TX	TBT B R2D C P<1..0>
TBT_B_R2D	TBTD_P_85D	TBTD_P_TX	TBT B R2D C N<1..0>
TBT_B_R2D	TBTD_P_85D	TBTD_P_TX	TBT B R2D P<1..0>
TBT_B_R2D	TBTD_P_85D	TBTD_P_TX	TBT B R2D N<1..0>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C P<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML C N<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML P<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP TBTPB ML N<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML P<1>
DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP B LSX ML N<1>
DP_TBTPB_MI	DP_85D	DISPLAYPORT	DP TBTPB ML C P<3>
DP_TBTPB_MI	DP_85D	DISPLAYPORT	DP TBTPB ML C N<3>
DP_TBTPB_MI	DP_85D	DISPLAYPORT	DP TBTPB ML P<3>
DP_TBTPB_MI	DP_85D	DISPLAYPORT	DP TBTPB ML N<3>
TBT_B_D2R_0	TBTD_P_85D	TBTD_P_RX	TBT B D2R C P<0>
TBT_B_D2R_0	TBTD_P_85D	TBTD_P_RX	TBT B D2R C N<0>
TBT_B_D2R_0	TBTD_P_85D	TBTD_P_RX	TBT B D2R P<0>
TBT_B_D2R_0	TBTD_P_85D	TBTD_P_RX	TBT B D2R N<0>
TBT_B_D2R_1	TBTD_P_85D	TBTD_P_RX	TBT B D2R C P<1>
TBT_B_D2R_1	TBTD_P_85D	TBTD_P_RX	TBT B D2R C N<1>
TBT_B_D2R_1	TBTD_P_85D	TBTD_P_RX	TBT B D2R P<1>
TBT_B_D2R_1	TBTD_P_85D	TBTD_P_RX	TBT B D2R N<1>
TBT_B_D2R_1	TBTD_P_85D	TBTD_P_RX	TBT B D2R1 AUXDDC P
TBT_B_D2R_1	TBTD_P_85D	TBTD_P_RX	TBT B D2R1 AUXDDC N
DP_TBTPB_AUXCH	DP_85D		DP TBTPB AUXCH C P
DP_TBTPB_AUXCH	DP_85D		DP TBTPB AUXCH C N
DP_TBTPB_AUXCH	DP_85D		DP TBTPB AUXCH P
DP_TBTPB_AUXCH	DP_85D		DP TBTPB AUXCH N
DP_TBTSNK0_MI	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C P<3..0>
DP_TBTSNK0_MI	DP_85D	DISPLAYPORT	DP TBTSNK0 ML C N<3..0>
DP_TBTSNK0_MI	DP_85D	DISPLAYPORT	DP TBTSNK0 ML P<3..0>
DP_TBTSNK0_MI	DP_85D	DISPLAYPORT	DP TBTSNK0 ML N<3..0>
DP_TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH C P
DP_TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH C N
DP_TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH P
DP_TBTSNK_AUXCH	DP_85D		DP TBTSNK0 AUXCH N
DP_TBTSNK1_MI	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C P<3..0>
DP_TBTSNK1_MI	DP_85D	DISPLAYPORT	DP TBTSNK1 ML C N<3..0>
DP_TBTSNK1_MI	DP_85D	DISPLAYPORT	DP TBTSNK1 ML P<3..0>
DP_TBTSNK1_MI	DP_85D	DISPLAYPORT	DP TBTSNK1 ML N<3..0>
DP_TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH C P
DP_TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH C N
DP_TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH P
DP_TBTSNK_AUXCH	DP_85D		DP TBTSNK1 AUXCH N
DP_INT_MI	DP_85D	DISPLAYPORT	DP INT ML C P<3..0>
DP_INT_MI	DP_85D	DISPLAYPORT	DP INT ML C N<3..0>
DP_INT_MI	DP_85D	DISPLAYPORT	DP INT ML P<3..0>
DP_INT_MI	DP_85D	DISPLAYPORT	DP INT ML N<3..0>
DP_INT_AUXCH	DP_85D		DP INT AUXCH C P
DP_INT_AUXCH	DP_85D		DP INT AUXCH C N
DP_INT_AUXCH	DP_85D		DP INT AUXCH P
DP_INT_AUXCH	DP_85D		DP INT AUXCH N

Notes:
AUX and DDC was removed from DISPLAYPORT or TBTD_P_RX/TX because it's not high speed, and to save routing space.

Only used on dual-port hosts.

SYNC MASTER=344		SYNC DATE=08/12/2013	
PAGE TITLE		TBT,DP,HDMI Constraints	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	115 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	74 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			



Camera Net Properties

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_P	31 32
S2_MEM_CLK	S2_MEM_85D	S2_MEM_CLK	MEM_CAM_CLK_N	31 32
S2_MEM_CKE	S2_MEM_45S	S2_MEM_CTRL	MEM_CAM_CKE	31 32
S2_MEM_CS	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_CS_L	31 32
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_ODT	32
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_CAS_L	31 32
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CTRL	MEM_CAM_RAS_L	31 32
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_WE_L	31 32
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_BA<0>	31 32
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_BA<1>	31 32
S2_MEM_CMD	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_BA<2>	31 32
S2_MEM_DQS0	S2_MFM_85D	S2_MEM_DQS0	MEM_CAM_DQS_P<0>	31 32
S2_MEM_DQS0	S2_MFM_85D	S2_MEM_DQS0	MEM_CAM_DQS_N<0>	31 32
S2_MEM_DQS1	S2_MFM_85D	S2_MEM_DQS1	MEM_CAM_DQS_P<1>	31 32
S2_MEM_DQS1	S2_MFM_85D	S2_MEM_DQS1	MEM_CAM_DQS_N<1>	31 32
S2_MEM_DATA_0	S2_MFM_45S	S2_MFM_DATA0	MEM_CAM_DM<0>	31 32
S2_MEM_DATA_1	S2_MFM_45S	S2_MFM_DATA1	MEM_CAM_DM<1>	31 32
S2_MEM_A	S2_MFM_45S	S2_MEM_CMD	MEM_CAM_A<14..0>	31 32
S2_MEM_DATA_0	S2_MFM_45S	S2_MFM_DATA0	MEM_CAM_DQ<7..0>	31 32
S2_MEM_DATA_1	S2_MFM_45S	S2_MFM_DATA1	MEM_CAM_DQ<15..8>	31 32
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P	31 32 68
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N	31 32 68
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P	32 68
MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N	32 68
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P	31 32 68
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N	31 32 68
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P	32 68
MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N	32 68
		S2_MFM_PWR	PP1V35_CAM	31 32
		S2_MFM_PWR	PP0V675_CAM_VREF	31 32
		S2_MFM_PWR	PP0V675_MEM_CAM_VREFCA	32
		S2_MFM_PWR	PP0V675_MEM_CAM_VREFDQ	32

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
MIPI_20THER	*	=4X_DIELECTRIC	?	MIPI_20THER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_20THER	*	=7X_DIELECTRIC	?	MIPICLK_20THER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_20THER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_20THER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
S2_DATA2SELF	*	=2X_DIELECTRIC	?	S2_DATA2SELF	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_DQS20WNDATA	*	=2X_DIELECTRIC	?	S2_DQS20WNDATA	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CMD	*	=2X_DIELECTRIC	?	S2_CMD2CMD	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CMD2CTRL	*	=2X_DIELECTRIC	?	S2_CMD2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_CTRL2CTRL	*	=2X_DIELECTRIC	?	S2_CTRL2CTRL	TOP,BOTTOM	=4X_DIELECTRIC	?
S2_20THERMEM	*	=4X_DIELECTRIC	?	S2_20THERMEM	TOP,BOTTOM	=6X_DIELECTRIC	?
S2MEM_2PWR	*	=2X_DIELECTRIC	?	S2MEM_2PWR	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_2GND	*	=2X_DIELECTRIC	?	S2MEM_2GND	TOP,BOTTOM	=4X_DIELECTRIC	?
S2MEM_20THER	*	=6X_DIELECTRIC	?	S2MEM_20THER	TOP,BOTTOM	=10X_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_20THER	S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS20WNDATA
S2_MEM_DQS*	*	*	S2MEM_20THER	S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS20WNDATA
S2_MEM_CMD	*	*	S2MEM_20THER				
S2_MEM_CTRL	*	*	S2MEM_20THER				
S2_MEM_CLK	*	*	S2MEM_20THER				
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF				
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD				
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL				
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL				
S2_MEM_*	S2_MEM_*	*	S2_20THERMEM				


Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

SYNC_MASTER=J44		SYNC_DATE=08/12/2013	
PAGE TITLE			
Camera Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	116 OF 120
		SHEET	75 OF 78
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			



SMC SMBus & Charger Net Properties

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
SMBUS_SMC_2	SMB_45S	SMB	SMBUS_SMC_2_S3_SCL	34 36 39 68
SMBUS_SMC_2	SMB_45S	SMB	SMBUS_SMC_2_S3_SDA	34 36 39 68
SMBUS_SMC_1	SMB_45S	SMB	SMBUS_SMC_1_S0_SCL	14 32 36 39 43 68 72
SMBUS_SMC_1	SMB_45S	SMB	SMBUS_SMC_1_S0_SDA	14 32 36 39 43 68 72
SMBUS_SMC_0	SMB_45S	SMB	SMBUS_SMC_0_S0_SCL	36 39 62 68
SMBUS_SMC_0	SMB_45S	SMB	SMBUS_SMC_0_S0_SDA	36 39 62 68
SMBUS_SMC_5	SMB_45S	SMB	SMBUS_SMC_5_G3_SCL	36 39 51 52 68
SMBUS_SMC_5	SMB_45S	SMB	SMBUS_SMC_5_G3_SDA	36 39 51 52 68
SMBUS_SMC_3	SMB_45S	SMB	SMBUS_SMC_3_SCL	36 39 43 63
SMBUS_SMC_3	SMB_45S	SMB	SMBUS_SMC_3_SDA	36 39 43 63

SYNC_MASTER=J44

SYNC_DATE=08/12/2013

PAGE TITLE

SMC Constraints

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED


DRAWING NUMBER
<SCH_NUM>

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
117 OF 120

SHEET
76 OF 78



8	7	6	5	4	3	2	1
Change List: <RDAR://COMPONENT/XXXXXX> J44 HW EE SCHEMATIC PROTO 0							
Kismet: AFP://KISMET.APPLE.COM/KISMET-PROJECTS/J44							
Useful Wiki Links: Schematic Conventions - https://hmts.ecs.apple.com/wiki/index.php/User:Wferry/SchConventions Schematic Design Wiki - https://hmts.ecs.apple.com/wiki/index.php/Schematic_Design							
MobileMac HW Radar: <rdar://component/497591> MobileMac HW Task <rdar://component/497587> MobileMac HW Schematic <rdar://component/497585> MobileMac HW New Bugs <rdar://component/497588> MobileMac HW Layout <rdar://component/497590> MobileMac HW Investigation <rdar://component/497589> MobileMac HW Architecture							
Other Info: Page Allocations - <rdar://problem/11791318> 2012 Schematic Page Allocations							
8	7	6	5	4	3	2	1



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE		Reference	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	120 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	78 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			